

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Thomas Huttner Applicant

RCE of Applic.: 09/313,424 filed on May 17, 1999

: November 12, 1999 RCE filed

: SOI Semiconductor Configuration And Method Of Title

Fabricating The Same

: Brook Kebede Examiner

Group Art Unit: 2823

PRELIMINARY AMENDMENT

ir:

Responsive to the Advisory Action dated

in view of the attached Request for Continued Examination

(RCE), kindly amend the above-identified application as CENTER 2800 Responsive to the Advisory Action dated September 4, 2002, and

Claim 16 (amended). A method of fabricating a semiconductor configuration, which comprises the following steps:

fabricating a semiconductor structure having a base layer, an insulation layer, a monocrystalline silicon layer, and an interface between the insulation layer and the monocrystalline silicon layer;